

# ISDS205 User Guide

InstruStar Electronic Technology

2019-02-25

## contents

<b>1.Introduction.....</b>	<b>1</b>
<b>2.Feature Description.....</b>	<b>1</b>
<b>3.Software Installation.....</b>	<b>2</b>
<b>4.Interface.....</b>	<b>3</b>
<b>5.Oscilloscope / Spectrum Analyzer/DDS.....</b>	<b>5</b>
<b>6.Data Recorder.....</b>	<b>5</b>
<b>7.Logic Analyzer.....</b>	<b>5</b>
<b>8.Saleae Logic Logic Analyzer.....</b>	<b>6</b>

## **PC SYSTEM REQUIREMENTS**

- Windows XP, Win7, Win8, Win10
- Pentium or higher processor
- USB2.0 High speed port.
- 512MB RAM
- 1GB hard disk space

## 1.Introduction

ISDS205 dual-channel digital oscilloscope, with "low-cost, high-performance" as the design goals. well-designed bandwidth of 16M, 48M sampling rate, 2 channels, alternating support X-T and XY alternating pattern of two-channel virtual oscilloscope, spectrum analyzer, data recorder.

205C and 205X support logic analyzer. Logic analyzer support our Logic software and Saleae Logic 2 kinds of software, Saleae Logic supports SPI, IIC, UART, etc. 17 kinds protocol analysis.

205B and 205X support DDS function. DDS support 5 kinds of waveform output,

	Oscilloscope	Spectrum Analyzer	Data Recorder	Logic Analyzer	DDS
ISDS205A	√	√	√		
ISDS205B	√	√	√		√
ISDS205C	√	√	√	√	
ISDS205X	√	√	√	√	√

Sine wave can output up to 20M.

## 2.Feature Description

Digital Oscilloscope	
Channels	2
Impedance	1MΩ 25pF
Coupling	AC/DC
Vertical Resolution	8Bit
Gain Range	-5V ~ 5V (probe X1) -50V ~ 50V (probe X10)
Vertical Accuracy	±3%
Time Base Range	10ns/div-100ms/div
Input Protection	Diode, 50Vpk
Auto Set	Yes(10Hz to 10MHz)
Trigger Mode	Auto、 Normal and Signal
Trigger Type	No、 Rising edge、 Falling edge、 Rising edge or Falling edge
Trigger Level	Yes
Trigger Source	CH1, CH2
Buffer Size	1MB/CH
Bandwidth	16MHz(Max 20M)
Max Sample	48MS/s

<b>Vertical Mode</b>	CH1, CH2, ADD, SUB, MUL
<b>Display Mode</b>	X、Y-T 和 X-Y
<b>Measurements</b>	Yes
<b>Wave Save</b>	Osc(Private)、Excel and Bmp

<b>Spectrum Analyzers</b>	
<b>Channels</b>	2
<b>Bandwidth</b>	16MHz
<b>Algorithm</b>	FFT(18 windows)、correlation
<b>FFT Points</b>	8-1048576/CHN
<b>FFT Measure</b>	Harmonic(1-7)、SNR、SINAD、ENOB、THD、SFDR
<b>Filter Process</b>	<p>FIR filter supports arbitrary range of frequency sampling method , and Rectangle, bartlett, triangular, cosine, hanning, bartlett_hanning, hamming, blackman, blackman_Harris, tukey, Nuttall, FlatTop, Bohman, Parzen, Lanczos, kaiser, gaussand dolph_chebyshev, window method design.</p> <p>IIR filter support "Butterworth", "Chebyshev I", "Chebyshev II", "Elliptic" type of filter design</p>

**Note: The oscilloscope factory calibration, if you are not satisfied with the measurements, can manual calibration, the specific reference oscilloscope instructions.**

<b>Data Recorder</b>	
<b>Channel</b>	2
<b>Impedance</b>	1M $\Omega$ 25pF
<b>Coupling</b>	AC/DC
<b>Vertical Resolution</b>	8Bit
<b>Gain Range</b>	-5V ~ 5V (probe X1) -50V ~ 50V (probe X10)
<b>Sample</b>	1 channel : 1K~24M Hz 2 channel : 1K~16M Hz
<b>Save File</b>	The maximum 4G, recording time associated with the sampling rate

**Note: The specific speed recorder with computer processing speed, and if use high sampling rate, the situation may break.**

<b>Logic Analyzer(205C/205X)</b>	
<b>Channel</b>	16
<b>Sample</b>	8 channel: 250K~24M Hz

	16 channel: 250K~16M Hz
<b>Sample Points</b>	1M-2GB

<b>Saleae Logic Logic Analyzer (205C/205X)</b>	
<b>Channel</b>	8
<b>Sample</b>	25K~24M Hz
<b>Protocol Analyzer</b>	Atmel SWI、BiSS C、SPI、I2C、CAN、UART、I2S/PCM、DMX-512、JTAG、LIN、Manchester、1-WIRE、UNI/O、Simple Parallel、MDIO、USB1.1、PS/2 Keyboard/Mouse
<b>Sample Points</b>	1MB~10TB


<b>DDS(205B/205X)</b>	
<b>Wave</b>	Sine, Square(Duty circle variable), Triangle, Up Sawtooth, Down Sawtooth
<b>Amplitude</b>	$\geq 9V_{p-p}$ (no load)
<b>Impedance</b>	$200\Omega \pm 10\%$
<b>Offset</b>	$\pm 2.5V$
<b>Frequency Range</b>	1Hz ~ 20MHz(Sine), 1Hz ~ 2MHz(Others)
<b>Frequency Resolution</b>	1Hz
<b>Frequency Steadiness</b>	$\pm 1 \times 10^{-3}$
<b>Frequency Precision</b>	$\pm 5 \times 10^{-3}$
<b>Triangular Wave Linearity</b>	$\geq 98\%$ (1Hz~10kHz)
<b>Sine Wave Distortion</b>	$\leq 0.8\%$ (1kHz)
<b>Square Wave Rising/Falling Time</b>	$\leq 100ns$
<b>Square Wave Duty Circle</b>	1%~99%
<b>Sweep</b>	
<b>Sweep Range</b>	Fs 到 Fe
<b>Sweep Time Range</b>	0.1 ~10 s
<b>Amplitude</b>	0.5Vp-p ~ 10Vp-p

### 3. Software Installation


Please refer to the "Software and Driver Installation.pdf".

### 4. Interface


#### 4.1 ISDS205A




**4.2 ISDS205B**





**4.3 ISDS205C**





#### 4.4 ISDS205X



### 5. Oscilloscope / Spectrum analyzer/DDS

Please refer to the "Multi VirAnalyzer User Guide.pdf", "Digital storage oscilloscope (Professional Version).pdf" and "Digital storage oscilloscope (Simplified Version).pdf".

### 6. Data Recorder

Please refer to the "Data Recorder.pdf".

### 7. Logic Analyzer

After the success of USB devices, data recorder, equipment selection drop-down combo box will appear ISDS205C/X(1.0) (N) option, choose a good future, the interface in Figure 7.1.

#### 7.1 Basic control

##### 7.1.1 Channel Control

Start or Stop Capture.

##### 7.1.2 Channel Num

Set the num of the channels to be collected.

##### 7.1.3 Sample Length

Set the length of the data to be collected.

##### 7.1.4 Sample




Figure 7.1 properties  
<http://www.instrustar.com/>



Select the speed of data collection.

### 7.2 Record

Click the lower right corner "data record", the interface appears in Figure 6.2. Can display the recorded file. Double click the corresponding file, you can load, view the collected data.




Figure 7.2 data record

## 8. Saleae Logic Logic Analyzer

The device to support Saleae Logic software, the development of the hardware above appropriated Saleae Logic position. Plugged into the USB, the software automatically recognizes and displays the Connected. Interface shown in Figure 8.1

More information, please view Saleae Logic software instructions, is located in "\Saleae Logic\Logic Guide.pdf"




Figure 8.1 Saleae Logic interface